



IEEE
SecDev | 2020



ReViCe: Reusing Victim Cache to Prevent Speculative Cache Leakage

Sungkeun Kim, Farabi Mahmud, Jiayi Huang, Pritam Majumder, Neophytos Christou*,
Abdullah Muzahid, Chia-Che Tsai, Eun Jung Kim


Texas A&M University *University Of Cyprus

 #IEEESecDev


 <https://secdev.ieee.org/2020>

Vulnerable Performance Optimization


- ❑ Attackers can access the secret through **speculative execution**.
- ❑ Attackers transmit the secret through **cache side channel**.



Problem: Speculation Based Attacks (Spectre V1)




Solution: ReViCe - An Undo-Based Mitigation



ReViCe – Motivations


Prior work – Redo VS. Undo

Prediction is very accurate



Redo - InvisiSpec [Yan et al. MICRO `18]

- Delay update until Branch resolution
- Penalized by **correctly** speculated load.




Undo - [Saileshwar et al. MICRO `19]

- Early Update on Response
- Penalized by **incorrectly** speculated load.

Prior work – CleanupSpec [Saileshwar et al. MICRO `19]

Appendix A



Threat model


- Mis-Speculative load can access the secret.
- Cache side channel transmits the secret.
- Attacker has access to the source code of the victim program
- OS is correct and trusted by the victim.

- Out of Scope
 - ▣ Other side channels: TLB, Branch Prediction History
 - ▣ Foreshadow


ReViCe - Design

Jitter – Mimics cache miss to hide speculation


- Allow Early Update
Hide Using Jitter
- Restore
Using Victim Cache




Victim Cache – Confirm Correct Speculative Changes



Victim Cache – Restore Speculative Changes



Delayed Downgrade Coherence State [Yao et al. HPCA '18]




ReViCe – Evaluation

ReViCe – Evaluation Methodology

- Simulation based
 - ▣ gem5 full system simulator
 - ▣ Out of order processor (Single, Octa cores)
- Proof-of-concept ($4 \times 3 \times 2 = 24$ attack programs)
 - ▣ Four Spectre Variants
 - ▣ Three Cache Side Channels
 - ▣ Same Core and Cross Cores
- Performance evaluation
 - ▣ SPEC2017, PARSEC
 - ▣ Compared against InvisiSpec, Selective Delay, CleanupSpec

ReViCe – Performance Overhead (SPEC2017)

Details in the paper



ReViCe – Conclusion

- Problem: Mitigating Speculation based attack leveraging cache side channel.
- Prior works: Either high overhead or incomplete
- Key insights: Hide speculation using Jitter and Restore from Victim Cache.
- ReViCe is secure with better performance.

Thank you

Sungkeun Kim

ksungkeun84@tamu.edu