








Push Multicast: A Speculative and Coherent Interconnect for Mitigating Manycore CPU Communication Bottleneck


Jiayi Huang, Yanhua Chen, Zhe Wang Christopher J. Hughes, Yufei Ding, Yuan Xie




CPUs Growing in Core Count




CPUs Growing in Core Count



Too large working set: Bandwidth pressure




Too large working set: Bandwidth pressure



High L2 private cache miss rate: MPKI can reach 100


Too large working set: Bandwidth pressure



High L2 private cache miss rate: MPKI can reach 100

High traffic load on NoC and LLC accesses (dots)


Traffic Characterization Analysis




Traffic Characterization Analysis





Traffic Characterization Analysis





Read-shared data account for 10%-80% traffic












<u>**Redundant</u> data request/response:** High bandwidth pressure on NoC and LLC</u>




<u>**Redundant</u> data request/response:** High bandwidth pressure on NoC and LLC</u>

Can request **coalescing** and response **multicasting** mitigate the BW pressure?

□ cachebw microbenchmark: 16 threads load a large array


□ cachebw microbenchmark: 16 threads load a large array



Number of read-shared accesses on shared cache lines within a time window

□ Time window: 200 to 3200 cycles

□ cachebw microbenchmark: 16 threads load a large array




Number of read-shared accesses on shared cache lines within a time window

□ Time window: 200 to 3200 cycles

With a time window of 3200 cycles, most cache lines only observe 1-3 accesses

Typical LLC hit latency is 16-20 cycles

□ cachebw microbenchmark: 16 threads load a large array



Related Work

Read-shared data accesses triggered by private L2 misses
 Cold miss, conflict miss, capacity miss (our focus), coherence miss

Related Work

Read-shared data accesses triggered by private L2 misses
 Cold miss, conflict miss, capacity miss (our focus), coherence miss

□ Prefetching

Bingo^[Bakhshalipour+HPCA'19], Berti^[Navarro-Torres+MICRO'22], CLIP^[Panda MICRO'23]

- \Box Request coaleasing
 - □ NYU Ultracomputer [Gottlieb+ ISCA'98]
 - □ GPU packet coalescing ^[Kim+ ICS'17]
- Decouple access/execute: Stream Floating [Wang+ HPCA'21]
- Coherence prediction [Mukherjee and Hill ISCA'98] [Kaxiras and Young HPCA'00]
 - Memory sharing predictor [Lai and Falsafi ISCA'99]


Read-shared data accesses triggered by private L2 misses
 Cold miss, conflict miss, capacity miss (our focus), coherence miss


Prior work either focuses on per-core access latency or has limited multicast opportunity

 \Box Prefetching


Bingo^[Bakhshalipour+HPCA'19], Berti^[Navarro-Torres+MICRO'22], CLIP^[Panda MICRO'23]

- \Box Request coaleasing
 - □ NYU Ultracomputer [Gottlieb+ ISCA'98]
 - □ GPU packet coalescing ^[Kim+ ICS'17]
- Decouple access/execute: Stream Floating [Wang+ HPCA'21]
- Coherence prediction [Mukherjee and Hill ISCA'98] [Kaxiras and Young HPCA'00]
 - Memory sharing predictor [Lai and Falsafi ISCA'99]







□ LLC speculatively push and multicast to sharers upon receiving a request




□ LLC speculatively push and multicast to sharers upon receiving a request



LLC speculatively push and multicast to sharers upon receiving a request
 Coherent in-network filtering at router to prune redundant requests



□ Coherent in-network filtering at router to prune redundant requests



□ Dynamic pause and resume mechanism to turn push on/off


□ LLC enhancements

- Detect read-shared requests
- Initiate multicast to known sharers


\Box LLC enhancements

- Detect read-shared requests
- Initiate multicast to known sharers


NoC router enhancements Filter redundant requests Handle multicasts




- \Box LLC enhancements
 - Detect read-shared requests
 - Initiate multicast to known sharers
- NoC router enhancements
 Filter redundant requests
 Handle multicasts




□ Runtime knob to turn pushes on/off




- LLC enhancements
 - Detect read-shared requests
 - Initiate multicast to known sharers
- NoC router enhancements
 Filter redundant requests
 Handle multicasts




Runtime knob to turn pushes on/off



Coherence extension






- \Box LLC enhancements
 - Detect read-shared requests
 - Initiate multicast to known sharers

NoC router enhancements Filter redundant requests

Handle multicasts



□ Runtime knob to turn pushes on/off need_push bit GetS Response Destination GetS Request Private L2 Cache Used Push Counter (UPC) Cacheline 0 Sharers Time Window Cacheline 0 Cacheline 1 Push Disabled Requestor Bi Sharers Cacheline 1 Total Push Counter (TPC Cacheline N Sharers Details in the paper PutM Other-GetS PutS GetM Own-GetM GetS Other-Get*N* GetS by C[i] &/Push Own-GetN or Own-PutM GetS Own-GetS Other-GetM or Eviction (silent) GetM/block Last PushAck **GetS/Unicast Data**

Directory/LLC


Private Cache

LLC Enhancements for Push Multicast


LLC Enhancements for Push Multicast

GetS (Read Request)


LLC Enhancements for Push Multicast




LLC Enhancements for Push Multicast





LLC Enhancements for Push Multicast





LLC Enhancements for Push Multicast














Evaluation

 \Box gem5 v20.1 simulator


- \Box Configuration
 - 4x4 and 8x8 tiles
 - 32KB L11/L1D and 256KB L2
 - 1MB per-tile shared LLC slice, MESI coherence protocol
 - 2-cycle router, 1-cycle 128-bit link
 - Request: XY routing
 - Response: YX routing


\Box Workloads


Rodinia, libxsmm, microkernels, PARSEC (simlarge)


\Box Comparison


- L1Bingo-L2Stride: Two-level prefetching (Normalization Baseline)
- Coalesce: Request coalescing at LLC with multicast
- PushAck
- OrdPush (Ordered NoC)













□ For high load scenarios:

16-core system: Achieve 10% - 50% performance speedup



□ For high load scenarios:


16-core system: Achieve 10% - 50% performance speedup




□ For high load scenarios:

16-core system: Achieve 10% - 50% performance speedup
 64-core system: Can achieve 2x performance speedup


LLC Bandwidth




LLC Bandwidth




LLC Bandwidth



NoC Bandwidth




NoC Bandwidth




\Box 33% traffic reduction on average

□ Add push, multicast, filter, knob (feedback) step by step




□ Add push, multicast, filter, knob (feedback) step by step




Push and Push+Multicast increase traffic overhead

□ Add push, multicast, filter, knob (feedback) step by step



Filter eliminates redundant requests and pushes, better performance

□ Add push, multicast, filter, knob (feedback) step by step





□ **Problem:** Large working set leads to high pressure on NoC and LLC



□ **Problem:** Large working set leads to high pressure on NoC and LLC

□ **Insight**: Considerable portion is read-shared data

- We can use coalescing and multicast to address the bandwidth problem
- □ Challenge: Read-shared data accesses have temporal locality but not that close due to thread variation and NUCA effect



□ **Problem:** Large working set leads to high pressure on NoC and LLC

□ **Insight**: Considerable portion is read-shared data

- We can use coalescing and multicast to address the bandwidth problem
- □ Challenge: Read-shared data accesses have temporal locality but not that close due to thread variation and NUCA effect

Push Multicast
 Predict the sharers for speculative multicast
 In-network coherent filtering for pruning redundant requests
 Dynamic feedback-based pause-and-resume knob

Thanks and Questions

Email: hjy@hkust-gz.edu.cn

"Push Multicast: A Speculative and Coherent Interconnect for Mitigating Manycore CPU Communication Bottleneck," Jiayi Huang, Yanhua Chen, Zhe Wang, Christopher J. Hughes, Yufei Ding, Yuan Xie, HPCA 2025.







